NAME OF THE FACULTY : POOJA

DISCIPLINE : Computer Engineering

SEMESTER : 3rd

SUBJECT : DIGITAL ELECTRONICS

LESSON PLAN DURATION : 15 weeks (from Oct- 2021 to Feb-2022)
WORK LOAD PER WEEK (IN HOURS) : LECTURE-03, PRACTIACL-03 PER GROUP

| | | THEORY | PRACTICAL | | | |
|-----------------|---------------|---|-----------------|-------|--|--|
| WEEK S.N. | Lecture TOPIC | | | tical | Experiment | |
| | Hours | (Including Assignment/Test) | Hours | | Experiment | |
| | 1 | Introduction to Digital Electronics: Distinction between analog and digital signal. | Group-1 | 1 | | |
| | | | | 2 | Verification and interpretation of truth tables for AND, OR, NOT NAND, NOR and Exclusive OR (EXOR) and Exclusive NOR(EXNOR) gates | |
| 1 st | 2 | Applications and advantages of digital signals. | | 3 | | |
| | | | Group-2 | 1 | Verification and interpretation of truth tables for AND, OR, NOT NAND, NOR and Exclusive OR (EXOR) and Exclusive NOR(EXNOR) gates | |
| | 3 | Number System: Binary, octal and hexadecimal number system | | 2 | | |
| | | | | 3 | | |
| | 4 | Conversion from decimal and hexadecimal to binary and vice-versa. | Group-1 | 1 | Verification and interpretation of truth tables for AND, OR, NOT NAND, NOR and Exclusive OR (EXOR) and Exclusive NOR(EXNOR) gates | |
| | | | | 2 | | |
| 2 nd | 5 | Binary addition and subtraction including binary points. 1's and 2's complement method of addition/ subtraction | | 3 | | |
| | | | | 1 | | |
| | | | 2 | 2 | Verification and interpretation of truth tables for | |
| | 6 | Codes and Parity: Concept of code, weighted and non-weighted codes | Group-2 | 3 | AND, OR, NOT NAND, NOR and Exclusive OR (EXOR) and Exclusive NOR(EXNOR) gates | |
| | | Francisco of 0424, BCD average 2 and Conv | | 1 | | |
| | 7 | Examples of 8421, BCD, excess-3 and Gray code | Group-2 Group-1 | 2 | Realization of logic functions with the help of NAND or NOR gates Realization of logic functions with the help of NAND or NOR gates | |
| | 8 | Concept of parity, single and double parity and error detection | | 3 | | |
| 3 rd | | | | 1 | | |
| | 9 | Logic Gates and Families: Concept of negative and positive logic. | | 2 | | |
| | | | | 3 | | |
| | 10 | Definition, symbols and truth tables of NOT, AND, OR Gates | Group-1 | 1 | To design a half adder using XOR and NAND gates and verification of its operation | |
| | | | | 2 | | |
| 4th | 11 | Definition, symbols and truth tables of NAND, NOR, EXOR Gates | Group-2 | 3 | To design a half adder using XOR and NAND gates and verification of its operation | |
| | | | | 1 | | |
| | 12 | Definition, symbols and truth tables of NAND and NOR as universal gates. | | 2 | | |
| | | | | 3 | | |
| | 13 | Introduction to TTL and CMOS logic families | Group-1 | 1 | Construction of a full adder circuit using XOR and NAND gates and verify its operation | |
| 5 th | | | | 2 | | |
| | 14 | Assignment-1 | | 3 | | |

| | | 1 | 1 | l | |
|------------------|----|--|-----------------|---|--|
| 5 th | 15 | Sessional Test-1 | Group-2 | 2 | Construction of a full adder circuit using XOR and NAND gates and verify its operation |
| | | | | 3 | |
| 6 th | 16 | Logic Simplification: Postulates of Boolean algebra, De Morgan's Theorems | Group-1 | 1 | Revision Experiment Performed |
| | | | | 2 | |
| | 17 | Implementation of Boolean (logic) equation with gates | Group-2 Gr | 3 | Revision Experiment Performed |
| | | | | 1 | |
| | 18 | K-Map (up to 4 variables) | | 2 | |
| | | | | 3 | |
| | 19 | Simple application in developing combinational logic circuits | Group-1 | 1 | Verification of truth table for positive edge triggered, negative edge triggered, level triggered IC flip-flops (At least one IC each of D latch, D flip-flop, JK flip-flops Verification of truth table for positive edge triggered, negative edge triggered, level triggered IC flip-flops (At least one IC each of D latch, D flip-flop, JK flip-flops |
| | | | | 2 | |
| _th | 20 | Arithmetic circuits: Half adder and Full adder circuit | | 3 | |
| 7 th | 20 | | | 1 | |
| | | | Group-2 | 2 | |
| | 21 | Half adder and Full adder circuit, design and implementation | | 3 | |
| | | Decoders, Multiplexers, Multiplexers and Encoder: Introduction | Group-1 | 1 | Verification of truth table for encoder and decoder ICs, Mux and DeMux |
| | 22 | | | 2 | |
| 8 th | 23 | Four bit decoder circuits for 7 segment display and decoder/driver ICs | | 3 | |
| | | | Group-2 | 1 | Verification of truth table for encoder and decoder ICs, Mux and DeMux |
| | 24 | Basic functions and block diagram of MUX and DEMUX with different ICs | | 2 | |
| | | | | 3 | |
| | 25 | Basic functions and block diagram of Encoder | Group-1 | 1 | To design a 4 bit SISO, SIPO, PISO, PIPO shift registers using JK/D flip flops and verification of their operation |
| | | | | 2 | |
| 9 th | 26 | Latches and flip flops: Concept and types of latch with their working and applications | Group-2 | 3 | To design a 4 bit SISO, SIPO, PISO, PIPO shift registers using JK/D flip flops and verification of their operation |
| 9 | | | | 1 | |
| | 27 | Operation using waveforms and truth tables of RS, T, D, Master/Slave JK flip flops. | | 2 | |
| | | | | 3 | |
| | 28 | Difference between a latch and a flip flop. Assignment-2 | Group-2 Group- | 1 | Revision Experiment Performed Revision Experiment Performed |
| | | | | 3 | |
| 10 th | | | | 1 | |
| | 30 | Sessional Test-2 | | 2 | |
| | | | | 3 | |
| | 31 | Counters: Introduction | Group-2 Group-1 | 1 | To design a 4 bit ring counter and verify its operation To design a 4 bit ring counter and verify its operation |
| 11 th | 32 | Introduction to Asynchronous counters | | 2 | |
| | | | | 3 | |
| | | | | 1 | |
| | 33 | Introduction to Synchronous counters | | 2 | |
| | | | | 3 | |
| L | | l . | 1 | | |

| | | | | | Use of Asynchronous Counter ICs (7490 or 7493) |
|------------------|----|---|---------|---|---|
| 12 th | 34 | Binary counters | Group-1 | 1 | osc strayhelifolious counter les (7450 of 7455) |
| | | | | 2 | |
| | 35 | Divide by N ripple counters | U | 3 | |
| | | | 2 | 1 | Use of Asynchronous Counter ICs (7490 or 7493) |
| | 36 | Decade counter, Ring counter | Group-2 | 2 | |
| | | | | 2 | |
| | | | | 3 | |
| | 37 | Shift Register: Introduction and basic | Group-1 | 1 | |
| | | concepts including shift left and shift right. Serial in parallel out, serial in serial out | | | Revision Experiment Performed |
| | 0. | | | , | |
| | | | | 2 | |
| 13 th | 38 | Parallel in serial out, parallel in parallel out. Universal shift register. | | 3 | |
| | | | | | |
| | | | 7 | 1 | |
| | 39 | A/D and D/A Converters: Working principle of A/D and D/A converters, Stair step Ramp A/D converter, Dual Slope A/D converter. | Group-2 | 2 | Revision Experiment Performed |
| | | | | 3 | , |
| | | | | | |
| | | Successive Approximation A/D Converter, detail study of : Binary Weighted D/A converter, R/2R ladder D/A converter. Applications of A/D and D/A converter | | 1 | |
| | 40 | | Group-1 | | |
| | | | | 2 | Revision Experiment Performed |
| | | | | | |
| 14 th | 41 | Semiconductor Memories: Memory organization, classification of Semiconductor memories | | 3 | |
| | | | Group-2 | _ | |
| | | | | 1 | |
| | 42 | (RAM, ROM, PROM, EPROM, EEPROM), static and dynamic RAM | | 2 | Revision Experiment Performed |
| | | | | | |
| | | | | 3 | |
| | 43 | Introduction to 74181 ALU IC | -1 | 1 | |
| | | | Group-1 | 2 | Revision Experiment Performed |
| 15 th | 44 | Assignment- 3 | Ō | 3 | |
| | | | | 1 | |
| | 45 | Sessional Test- 3 | Group-2 | 2 | Revision Experiment Performed |
| | | | | | |
| | | | | 3 | |