NAME OF THE FACULTY : POOJA

DISCIPLINE : Computer Engineering

SEMESTER : 3^r

SUBJECT : DIGITAL ELECTRONICS

LESSON PLAN DURATION : 15 weeks (from Sept- 2020 to Dec- 2020)
WORK LOAD PER WEEK (IN HOURS) : LECTURE-03, PRACTIACL-03 PER GROUP

| tion of truth tables for and Exclusive OR (EXOR) gates | |
|---|---|
| and Exclusive OR (EXOR)) gates tion of truth tables for | |
|) gates tion of truth tables for | |
| | |
| | |
| and Exclusive OR (EXOR)) gates | |
| | |
| Verification and interpretation of truth tables for AND, OR, NOT NAND, NOR and Exclusive OR (EXOR) and Exclusive NOR(EXNOR) gates | |
| | |
| | Verification and interpretation of truth tables for AND, OR, NOT NAND, NOR and Exclusive OR (EXOR) and Exclusive NOR(EXNOR) gates |
| | |
| Realization of logic functions with the help of NAND or NOR gates | |
| | |
| | |
| Realization of logic functions with the help of NANE or NOR gates | |
| | |
| To design a half adder using XOR and NAND gates and verification of its operation | |
| | |
| | |
| g XOR and NAND gates peration | |
| | |
| | |

| | | T | | | 1 |
|------------------|---|--|-------------|-----------------|--|
| 5 th | 13 | Introduction to TTL and CMOS logic families | ÷ | 1 | Construction of a full adder circuit using XOR and NAND gates and verify its operation |
| | | | Group-1 | 2 | |
| | 1.4 | Accionum and 4 | Ō | 3 | |
| | 14 | Assignment-1 | 6.1 | 1 | Construction of a full adder circuit using XOR and |
| | | | Group-2 | 2 | |
| 6 th | 15 | Sessional Test-1 Logic Simplification: Postulates of Boolean | | 3 | NAND gates and verify its operation Revision Experiment Performed |
| | | | | 1 | |
| | 16 | algebra, De Morgan's Theorems | Group-1 | 2 | |
| | 47 | Implementation of Boolean (logic) equation | G | 3 | |
| 0 | 17 | with gates K-Map (up to 4 variables) | -2 | 1 | |
| | | | Group-2 | 2 | Revision Experiment Performed |
| | 19 | Simple application in developing combinational logic circuits | Group-1 G | 3 | Verification of truth table for positive edge |
| | | | | 1 | |
| | 13 | combinational logic circuits | | 2 | triggered, negative edge triggered, level triggered |
| 46 | 20 | Arithmetic circuits: Half adder and Full adder circuit Half adder and Full adder circuit, design and implementation | Group-2 Gro | 3 | IC flip-flops (At least one IC each of D latch , D flip-flop, JK flip-flops |
| 7 th | | | | 1 | |
| | | | | 2 | Verification of truth table for positive edge triggered, negative edge triggered, level triggered |
| | | | Gro | 3 | IC flip-flops (At least one IC each of D latch , D flip- flop, JK flip-flops |
| | | · . | | 1 | 17 1 |
| | 22 | Decoders, Multiplexers, Multiplexers and Encoder: Introduction Four bit decoder circuits for 7 segment display and decoder/driver ICs | 1p-1 | 2 | Verification of truth table for encoder and decoder ICs, Mux and DeMux |
| 8 th | | | Group-1 | | |
| | | | | 3 1 | |
| | | Basic functions and block diagram of MUX | Group-2 | 2 | Verification of truth table for encoder and decoder |
| | 24 | and DEMUX with different ICs | Gro | 3 | To design a 4 bit SISO, SIPO, PISO, PIPO shift registers using JK/D flip flops and verification of |
| | | Basic functions and block diagram of | -1 | 1 | |
| | | Encoder | Group-1 | 2 | |
| | Latches and flip flops: Concept and types o | 9 | 3 | their operation | |
| 9 th | 26 | latch with their working and applications | | 1 | |
| | ,, . | | Group-2 | 2 | To design a 4 bit SISO, SIPO, PISO, PIPO shift registers using JK/D flip flops and verification of their operation |
| | | Operation using waveforms and truth tables of RS, T, D, Master/Slave JK flip flops. | | 3 | |
| | 28 | | | 1 | Revision Experiment Performed |
| | | | Group- | 2 | |
| th | | | Group-2 | 3 | Revision Experiment Performed |
| 10 th | | | | 1 | |
| | | | | 2 | |
| | | | | 3 | |

| 11 th | 31 | Counters: Introduction | Group-1 | 1 | |
|------------------|---|---|-----------------|-------------------------------|--|
| | | | | 2 | To design a 4 bit ring counter and verify its |
| | 32 | Introduction to Asynchronous counters | | 3 | operation |
| | | | p-2 | 1 | To design a 4 bit ring counter and verify its operation |
| | | Introduction to Synchronous counters | Group-2 | 2 | |
| | 34 | Binary counters | Group-1 | 1 | Use of Asynchronous Counter ICs (7490 or 7493) |
| | | | | 2 | |
| 12 th | 25 | Divide by N ripple counters | 0 | 3 | |
| 12 | 35 | Divide by N ripple counters | Group-2 | 1 | Use of Asynchronous Counter ICs (7490 or 7493) |
| | 36 | Decade counter, Ring counter | | 2 | . , |
| | | | | 3 | |
| | 37 cor | Shift Register: Introduction and basic concepts including shift left and shift right. | Group-2 Group-1 | 1 | Revision Experiment Performed |
| | | Serial in parallel out, serial in serial out | | 2 | |
| 13 th | 38 | Parallel in serial out, parallel in parallel out. Universal shift register. | | 3 | |
| | | | | 1 | |
| | 39 (| A/D and D/A Converters: Working principle of A/D and D/A converters, Stair step Ramp A/D converter, Dual Slope A/D converter. | | 2 | Revision Experiment Performed |
| | | | | 3 | |
| 14 th | Successive Approximation A/D Converter, detail study of : Binary Weighted D/A converter, R/2R ladder D/A converter. Applications of A/D and D/A converter | Suggestive Approximation A/D Converter | | 1 | |
| | | Group-1 | 2 | Revision Experiment Performed | |
| | Semiconductor Memories: Memory organization, classification of Semiconductor memories | | 3 | | |
| | | 2-2 | 1 | | |
| | 42 | (RAM, ROM, PROM, EPROM, EEPROM), | Group-2 | 2 | Revision Experiment Performed |
| | | static and dynamic RAM | | 3 | |
| 15 th | 43 | Introduction to 74181 ALU IC | Group-1 | 1 | Devision Function and Deufsterned |
| | 44 A | 44 Assignment- 3 | | 2 | Revision Experiment Performed |
| | | | | 3 1 | |
| | 45 Sessional Tes | | Group-2 | 2 | Revision Experiment Performed |
| | | 45 Sessional Test- 3 | | 3 | The state of the s |
| | | | | | |