

LESSION PLAN

NAME OF THE FACULTY : RAVINDER KUMAR

DISCIPLINE : ECE

SEMESTER : FOURTH

SUBJECT : DE-II

LESSON PLAN DURATION : - 15 weeks (from January 2018 to April 2018)

WORK LOAD (LECTURE/PRACTICAL) PER WEEK (IN HOURS):- LECTURE-03, PRACTIACL-03

WEEK	THEORY		PRACTICAL	
	LECTURE DAY	TOPIC (including assignment/test)	PRACTICAL DAY	TOPIC
1 st	1 st	Logic family classification- TTL, ECL, MOS, CMOS	1 st Group-1	Verify the operation of D/A converter
	2 nd	Types of integration- SSI, MSI, LSI, VLSI Characteristics of TTL and CMOS and comparison		
	3 rd	Propagation delay, speed, noise margin, logic level power dissipation	2 nd Group-2	Verify the operation of D/A converter
2 nd	4 th	Fan in, fan out, power supply requirements, open collector and totem pole output circuits.	3 rd Group-1	Verify the operation of A/D converter
	5 th	Operation of standard TTK and CMOS. NAND, NOR gates.		
	6 th	CMOS to TTL interfacing and TTL to CMOS interfacing. Assignment-1	4 th Group-2	Verify the operation of A/D converter
3 rd	7 th	Introduction to tri state devices. Tristate buffer and inverter circuits	5 th Group-1	Verify the writing and reading of RAM IC
	8 th	Test Logic family		
	9 th	D/A converters Performance , characteristics of D/A converter.	6 th Group-2	Verify the writing and reading of RAM IC
4 th	10 th	Binary register network Applications	7 th Group-1	Design JK flip flop counter and verify truth table
	11 th	Resistance ladder network method of D/A converters. Applications		
	12 th	A/D converters Performance, characteristics of A/D converters.	8 th Group-2	Design JK flip flop counter and verify truth table

5 th	13 th	Single Slope, Dual Slope	9 th Group-1	Familiarity with the use of EPROM programs and UV index
	14 th	Successive approximation A/D converter		
	15 th	Parallel A/D converters	10 th Group-2	Familiarity with the use of EPROM programs and UV index
6 th	16 th	Memory organization. Classification of semiconductor memories.	11 th Group-1	Revision
	17 th	ROM, PROM, DROM		
	18 th	EPROM, EEPROM, RAM, RAM Expansion of memory	12 th Group-2	Revision
7 th	19 th	Assignment	13 th Group-1	Exercise on programming of EPROM
	20 th	1st Sessional Test		
	21 th	CCD memories	14 th Group-1	Exercise on programming of EPROM
8 th	22 th	Content Addressable memory	15 th Group-1	Revision
	23 th	Programmable logic devices		
	24 th	PROM at PLD Assignment	16 th Group-2	Revision
9 th	25 th	Programmable logic array (PLA) Programmable array logic (PAL) Difference between PLA and PAL	17 th Group-1	Design and implementation of full adder and full subtractor
	26 th	Field Programmable Gate Array (FPGA)		
	27 th	Familiarization with ICs	18 th Group-2	Design and implementation of full adder and full subtractor
10 th	28 th	Combinational circuits	19 th Group-1	Revision
	29 th	Minimization of Boolean expression using Quine Mccliskey method		
	30 th	Minimization of Boolean expression using Quine Mccliskey method	20 th Group-2	Revision
11 th	31 th	Sequential Circuits Essential components of sequential circuits Assignment	21 th Group-1	Verify the logical operation, arithmetic operation of binary numbers using IC 74181
	32 th	Synchronous and asynchronous circuits		
	33 th	Sequential circuits, Classification of sequential circuits	22 th Group-2	Verify the logical operation, arithmetic operation of binary numbers using IC 74181

12 th	34 th	Meely and Moore machine	23 th Group-1	Revision & Viva
	35 th	Counters		
	36 th	Design of counters using JK flip flop	24 th Group-2	Revision & Viva
13 th	37 th	Assignment	25 th Group-1	Revision & Viva
	38 th	Revision		
	39 th	2nd Sessional Test	26 th Group-2	Revision & Viva
14 th	40 th	Basic idea about Arithmetic Logic Unit wrt IC 74181 and applications	27 th Group-1	Revision & Viva
	41 th	Implementation of binary multiplication and division, Implementation of binary addition and subtraction		
	42 th	Fuzzy sets and their operations, Classical sets and their operations, Fuzzy relations Properties of membership functions	28 th Group-2	Revision & Viva
15 th	43 th	Fuzzy relations Properties of membership functions	29 th Group-1	Revision & Viva
	44 th	Fuzzification, Defuzzification, Fuzzycontrol system Assignment		
	45 th	3rd Sessional Test	30 th Group-2	Revision & Viva