## LESSION PLAN

NAME OF THE FACULTY	: RAVINDER KUMAR
DISCIPLINE	: ECE
SEMESTER	: FOURTH
SUBJECT	: DE-II
LESSON PLAN DURATION	: - 15 weeks (from January 2018 to April 2018)

WORK LOAD (LECTURE/PRACTICAL) PER WEEK (IN HOURS):- LECTURE-03, PRACTIACL-03

	THEORY		PRACTICAL	
WEEK	LECTUR	TOPIC	PRACTICAL	TOPIC
	E DAY	(including assignment/test)	DAY	TOPIC
1 <sup>st</sup>	1 <sup>st</sup>	Logic family classification- TTL, ECL, MOS,	1 <sup>st</sup>	Verify the operation of
		CMOS	Group-1	D/A converter
	2 <sup>nd</sup>	Types of integration- SSI, MSI, LSI, VLSI		
		Characteristics of TTL and CMOS and		
		comparison		
	3 <sup>rd</sup>	Propagation delay, speed, noise margin, logic	2 <sup>nd</sup>	Verify the operation of
		level power dissipation	Group-2	D/A converter
2 <sup>nd</sup>	4 <sup>th</sup>	Fan in, fan out, power supply requirements,	3 <sup>rd</sup>	Verify the operation of
		open collector and totem pole output	Group-1	A/D converter
		circuits.		
	5 <sup>th</sup>	Operation of standard TTK and CMOS.		
		NAND, NOR gates.		
	6 <sup>th</sup>	CMOS to TTL interfacing and TTL to CMOS	4 <sup>th</sup>	Verify the operation of
		interfacing.	Group-2	A/D converter
	46	Assignment-1	41-	
3 <sup>rd</sup>	<b>7</b> <sup>th</sup>	Introduction to tri state devices.	5 <sup>th</sup>	Verify the writing and
		Tristate buffer and inverter circuits	Group-1	reading of RAM IC
	- th			
	8 <sup>th</sup>	Test Logic family	th	
	9"	D/A converters	6'''	Verify the writing and
		Performance , characteristics of D/A	Group-2	reading of RAM IC
		converter.		
⊿ <sup>th</sup>	10 <sup>th</sup>	Pipany register network	<b>7</b> <sup>th</sup>	Docign IK flip flop
-	10	Applications	, Group-1	counter and verify truth
			0.000	table
	11 <sup>th</sup>	Resistance ladder network method of D/A		
		converters.		
		Applications		
	12 <sup>th</sup>	A/D converters	8 <sup>th</sup>	Design JK flip flop
		Performance, characteristics of A/D	Group-2	counter and verify truth
		converters.		table

5 <sup>th</sup>	13 <sup>th</sup>	Single Slope, Dual Slope	9 <sup>th</sup> Group-1	Familiarity with the use of EPROM programs and UV index
	14 <sup>th</sup>	Successive approximation A/D converter		
	15 <sup>th</sup>	Parallel A/D converters	10 <sup>th</sup> Group-2	Familiarity with the use of EPROM programs and UV index
6 <sup>th</sup>	16 <sup>th</sup>	Memory organization.	11 <sup>th</sup>	Revision
		Classification of semiconductor memories.	Group-1	
	17 <sup>th</sup>	ROM, PROM, DROM		
	18 <sup>th</sup>	EPROM, EEPROM, RAM, RAM Expansion of memory	12 <sup>th</sup> Group-2	Revision
7 <sup>th</sup>	19 <sup>th</sup>	Assignment	13 <sup>th</sup> Group-1	Exercise on programming of EPROM
	20 <sup>th</sup>	1st Sessional Test		
	21 <sup>th</sup>	CCD memories	14 <sup>th</sup> Group-1	Exercise on programming of EPROM
8 <sup>th</sup>	22 <sup>th</sup>	Content Addressable memory	15 <sup>th</sup> Group-1	Revision
	23 <sup>th</sup>	Programmable logic devices		
	24 <sup>th</sup>	PROM at PLD	16 <sup>th</sup>	Revision
		Assignment	Group-2	
9 <sup>th</sup>	25 <sup>th</sup>	Programmable logic array (PLA) Programmable array logic (PAL) Difference between PLA and PAL	17 <sup>th</sup> Group-1	Design and implementation of full adder and full subtractor
	26 <sup>th</sup>	Field Programmable Gate Array (FPGA)		
	27 <sup>th</sup>	Familiarization with ICs	18 <sup>th</sup> Group-2	Design and implementation of full adder and full subtractor
10 <sup>th</sup>	28 <sup>th</sup>	Combinational circuits	19 <sup>th</sup> Group-1	Revision
	29 <sup>th</sup>	Minimization of Boolean expression using Quine Mcclaskey method		
	30 <sup>th</sup>	Minimization of Boolean expression using Quine Mcclaskey method	20 <sup>th</sup> Group-2	Revision
11 <sup>th</sup>	31 <sup>th</sup>	Sequential Circuits Essential components of sequential circuits Assignment	21 <sup>th</sup> Group-1	Verify the logical operation, arithmetic operation of binary numbers using IC 74181
	32 <sup>th</sup>	Synchronous and asynchronous circuits		
	33 <sup>th</sup>	Sequential circuits, Classification of sequential circuits	22 <sup>th</sup> Group-2	Verify the logical operation, arithmetic operation of binary numbers using IC 74181

12 <sup>th</sup>	34 <sup>th</sup>	Meely and Moore machine	23 <sup>th</sup>	Revision & Viva
			Group-1	
	35 <sup>th</sup>	Counters		
	36 <sup>th</sup>	Design of counters using JK flip flop	24 <sup>th</sup>	Revision & Viva
			Group-2	
13 <sup>th</sup>	37 <sup>th</sup>	Assignment	25 <sup>th</sup>	Revision & Viva
			Group-1	
	38 <sup>th</sup>	Revision		
	39 <sup>th</sup>	2nd Sessional Test	26 <sup>th</sup>	Revision & Viva
			Group-2	
14 <sup>th</sup>	40 <sup>th</sup>	Basic idea about Arithmetic Logic Unit wrt IC	27 <sup>th</sup>	Revision & Viva
		74181 and applications	Group-1	
	41 <sup>th</sup>	Implementation of binary multiplication and		
		division, Implementation of binary addition		
		and subtraction		
	42 <sup>th</sup>	Fuzzy sets and their operations, Classical	28 <sup>th</sup>	Revision & Viva
		sets and their operations, Fuzzy relations	Group-2	
		Properties of membership functions		
15 <sup>th</sup>	43 <sup>th</sup>	Fuzzy relations	29 <sup>th</sup>	Revision & Viva
		Properties of membership functions	Group-1	
	44 <sup>th</sup>	Fuzzification, Defuzzification, Fuzzycontrol		
		system		
		Assignment		
	45 <sup>th</sup>	3rd Sessional Test	30 <sup>th</sup>	Revision & Viva
			Group-2	